Readings Newsletter
Become a Readings Member to make your shopping experience even easier.
Sign in or sign up for free!
You’re not far away from qualifying for FREE standard shipping within Australia
You’ve qualified for FREE standard shipping within Australia
The cart is loading…
This title is printed to order. This book may have been self-published. If so, we cannot guarantee the quality of the content. In the main most books will have gone through the editing process however some may not. We therefore suggest that you be aware of this before ordering this book. If in doubt check either the author or publisher’s details as we are unable to accept any returns unless they are faulty. Please contact us if you have any questions.
This work presents an artificial intelligence approach to top-down floorplanning of integrated circuits (IC). The approach divides the floorplanning process into separate knowledge-based and algorithmic tasks. This enables the use of IC specialized knowledge to drive sophisticated floorplanning algorithms and interpret their results. This book describes PIAF, a prototype system that implements the developed approach. Special attention is paid to a detailed description of the architecture of PIAF, its inference engine, knowledge representation schemes, explanation facility, and a mechanism for backtracking with context recovery. This volume also presents in detail new graph theoretical algorithms for floorplan global routing and area and shape minimization. The interaction between these algorithms and the knowledge-based components is described. Rule-based techniques for the selection of a floorplan from a family of solutions according to design tools capabilities and circuit description are also presented. This monograph on CAD, floorplanning, global routing, artificial intelligence and graph theory is intended for graduate students and researchers. cad.
$9.00 standard shipping within Australia
FREE standard shipping within Australia for orders over $100.00
Express & International shipping calculated at checkout
This title is printed to order. This book may have been self-published. If so, we cannot guarantee the quality of the content. In the main most books will have gone through the editing process however some may not. We therefore suggest that you be aware of this before ordering this book. If in doubt check either the author or publisher’s details as we are unable to accept any returns unless they are faulty. Please contact us if you have any questions.
This work presents an artificial intelligence approach to top-down floorplanning of integrated circuits (IC). The approach divides the floorplanning process into separate knowledge-based and algorithmic tasks. This enables the use of IC specialized knowledge to drive sophisticated floorplanning algorithms and interpret their results. This book describes PIAF, a prototype system that implements the developed approach. Special attention is paid to a detailed description of the architecture of PIAF, its inference engine, knowledge representation schemes, explanation facility, and a mechanism for backtracking with context recovery. This volume also presents in detail new graph theoretical algorithms for floorplan global routing and area and shape minimization. The interaction between these algorithms and the knowledge-based components is described. Rule-based techniques for the selection of a floorplan from a family of solutions according to design tools capabilities and circuit description are also presented. This monograph on CAD, floorplanning, global routing, artificial intelligence and graph theory is intended for graduate students and researchers. cad.