Become a Readings Member to make your shopping experience even easier. Sign in or sign up for free!

Become a Readings Member. Sign in or sign up for free!

Hello Readings Member! Go to the member centre to view your orders, change your details, or view your lists, or sign out.

Hello Readings Member! Go to the member centre or sign out.

A Pipelined Multi-Core Machine with Operating System Support: Hardware Implementation and Correctness Proof
Paperback

A Pipelined Multi-Core Machine with Operating System Support: Hardware Implementation and Correctness Proof

$138.99
Sign in or become a Readings Member to add this title to your wishlist.

This title is printed to order. This book may have been self-published. If so, we cannot guarantee the quality of the content. In the main most books will have gone through the editing process however some may not. We therefore suggest that you be aware of this before ordering this book. If in doubt check either the author or publisher’s details as we are unable to accept any returns unless they are faulty. Please contact us if you have any questions.

This work is building on results from the book named A Pipelined Multi-core MIPS Machine: Hardware Implementation and Correctness by M. Kovalev, S.M. Muller, and W.J. Paul, published as LNCS 9000 in 2014.

It presents, at the gate level, construction and correctness proof of a multi-core machine with pipelined processors and extensive operating system support with the following features:

* MIPS instruction set architecture (ISA) for application and for system programming

* cache coherent memory system

* store buffers in front of the data caches

* interrupts and exceptions

* memory management units (MMUs)

* pipelined processors: the classical five-stage pipeline is extended by two pipeline

stages for address translation

* local interrupt controller (ICs) supporting inter-processor interrupts (IPIs)

* I/O-interrupt controller and a disk

Read More
In Shop
Out of stock
Shipping & Delivery

$9.00 standard shipping within Australia
FREE standard shipping within Australia for orders over $100.00
Express & International shipping calculated at checkout

MORE INFO
Format
Paperback
Publisher
Springer Nature Switzerland AG
Country
Switzerland
Date
10 May 2020
Pages
628
ISBN
9783030432423

This title is printed to order. This book may have been self-published. If so, we cannot guarantee the quality of the content. In the main most books will have gone through the editing process however some may not. We therefore suggest that you be aware of this before ordering this book. If in doubt check either the author or publisher’s details as we are unable to accept any returns unless they are faulty. Please contact us if you have any questions.

This work is building on results from the book named A Pipelined Multi-core MIPS Machine: Hardware Implementation and Correctness by M. Kovalev, S.M. Muller, and W.J. Paul, published as LNCS 9000 in 2014.

It presents, at the gate level, construction and correctness proof of a multi-core machine with pipelined processors and extensive operating system support with the following features:

* MIPS instruction set architecture (ISA) for application and for system programming

* cache coherent memory system

* store buffers in front of the data caches

* interrupts and exceptions

* memory management units (MMUs)

* pipelined processors: the classical five-stage pipeline is extended by two pipeline

stages for address translation

* local interrupt controller (ICs) supporting inter-processor interrupts (IPIs)

* I/O-interrupt controller and a disk

Read More
Format
Paperback
Publisher
Springer Nature Switzerland AG
Country
Switzerland
Date
10 May 2020
Pages
628
ISBN
9783030432423