Readings Newsletter
Become a Readings Member to make your shopping experience even easier.
Sign in or sign up for free!
You’re not far away from qualifying for FREE standard shipping within Australia
You’ve qualified for FREE standard shipping within Australia
The cart is loading…
This title is printed to order. This book may have been self-published. If so, we cannot guarantee the quality of the content. In the main most books will have gone through the editing process however some may not. We therefore suggest that you be aware of this before ordering this book. If in doubt check either the author or publisher’s details as we are unable to accept any returns unless they are faulty. Please contact us if you have any questions.
This book provides a detailed coverage of the e-hardware verification language (HVL), state of the art in verification methodologies, and the use of eHVL as a facilitating verification tool in implementing a state of the art verification environment. To this end, the book provides a comprehensive description of the new concepts introduced by the e language, e language syntax, and its associated semantics. In addition, the book describes architectural views and requirements of verification environments (i.e. randomly generated environments, coverage driven verification environments, etc.). Verification blocks in the architectural views (i.e. Generators, Initiators, Collectors, Checkers, Monitors, Coverage Definitions, etc.) and their implementations using the eHVL are also discussed in detail in separate parts of the book. The book describes the eReuse Methodology (RM), the motivation for defining such a guideline and step-by-step instructions for building an eRM compliant e Verification Component (eVC). A complete implementation of a UART eRM compliant eVC is used as the working example for putting all topics in perspective. This book is useful for a range of users, including junior verification engineers looking to learn just enough basic concepts and related syntax to get a head start on their project, advance users looking to enhance the effectiveness and quality of a verification environment, developers working to build e Verification Components and finally as reference for looking up specific information about a verification concept and its implementation using the eHVL.
$9.00 standard shipping within Australia
FREE standard shipping within Australia for orders over $100.00
Express & International shipping calculated at checkout
This title is printed to order. This book may have been self-published. If so, we cannot guarantee the quality of the content. In the main most books will have gone through the editing process however some may not. We therefore suggest that you be aware of this before ordering this book. If in doubt check either the author or publisher’s details as we are unable to accept any returns unless they are faulty. Please contact us if you have any questions.
This book provides a detailed coverage of the e-hardware verification language (HVL), state of the art in verification methodologies, and the use of eHVL as a facilitating verification tool in implementing a state of the art verification environment. To this end, the book provides a comprehensive description of the new concepts introduced by the e language, e language syntax, and its associated semantics. In addition, the book describes architectural views and requirements of verification environments (i.e. randomly generated environments, coverage driven verification environments, etc.). Verification blocks in the architectural views (i.e. Generators, Initiators, Collectors, Checkers, Monitors, Coverage Definitions, etc.) and their implementations using the eHVL are also discussed in detail in separate parts of the book. The book describes the eReuse Methodology (RM), the motivation for defining such a guideline and step-by-step instructions for building an eRM compliant e Verification Component (eVC). A complete implementation of a UART eRM compliant eVC is used as the working example for putting all topics in perspective. This book is useful for a range of users, including junior verification engineers looking to learn just enough basic concepts and related syntax to get a head start on their project, advance users looking to enhance the effectiveness and quality of a verification environment, developers working to build e Verification Components and finally as reference for looking up specific information about a verification concept and its implementation using the eHVL.