Logic Synthesis for Low Power VLSI Designs

This title is printed to order. This book may have been self-published. If so, we cannot guarantee the quality of the content. In the main most books will have gone through the editing process however some may not. We therefore suggest that you be aware of this before ordering this book. If in doubt check either the author or publisher’s details as we are unable to accept any returns unless they are faulty. Please contact us if you have any questions.

This volume presents a systematic and comprehensive treatment of power modelling and optimization at the logic level. More precisely, it provides a detailed presentation of methodologies, algorithms and CAD tools for power modelling, estimation and analysis, synthesis and optimization at the logic level. The book contains detailed descriptions of technology-dependent logic transformations and optimizations, technology decomposition and mapping, and post-mapping structural optimization techniques for low power. It also emphasizes the trade-off techniques for two-level and multi-level logic circuits that involve power dissipation and circuit speed, in the hope that the readers can better understand the issues and ways of achieving their power dissipation goal while meeting the timing constraints. It is designed for engineers, CAD professionals, and students who have had a basic knowledge of CMOS digital design and logic synthesis.