Hardback
Add to list Added to list Layout Minimization of CMOS Cells
Robert L. Maziasz,John P. Hayes
The layout of an integrated circuit (lC) is the process of assigning geometric shape, size and position to the components (transistors and connections) used in its fabrication.
Available to order, ships in 7-14 daysAvailable to order